


Vishay Siliconix

HALOGEN

FREE

Power MOSFET

PRODUCT SUMMA	RY	
V _{DS} (V)	250)
$R_{DS(on)}(\Omega)$	$V_{GS} = 10 \text{ V}$	2.0
Q _g (Max.) (nC)	8.2	
Q _{gs} (nC)	1.8	
Q _{gd} (nC)	4.5	
Configuration	Sing	le



N-Channel MOSFET

FEATURES

- Surface mount
- · Available in tape and reel
- Dynamic dV/dt rating
- · Repetitive avalanche rated
- Fast switching
- · Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mounting using vapor phase, infrared, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25 W is possible in a typical surface mount application.

ORDERING INFORMATION		
Package	SOT-223	SOT-223
Lead (Pb)-free and Halogen-free	SiHFL214-GE3	SiHFL214TR-GE3 ^a
Lead (Pb)-free	IRFL214PbF	IRFL214TRPbF ^a
Leau (FD)-IIee	SiHFL214-E3	SiHFL214T-E3 ^a

Note

See device orientation.

ABSOLUTE MAXIMUM RATINGS (To	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	250	V		
Gate-Source Voltage		V_{GS}	± 20	v		
Continuous Drain Current	V _{GS} at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	1	0.79		
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	I _D	0.50	Α	
Pulsed Drain Current ^a			I _{DM}	6.3		
Linear Derating Factor				0.025	W/°C	
Linear Derating Factor (PCB Mount) e				0.017	- W/ C	
Single Pulse Avalanche Energy b			E _{AS}	50	mJ	
Repetitive Avalanche Current a			I _{AR}	0.79	А	
Repetitive Avalanche Energy ^a			E _{AR}	0.31	mJ	
Maximum Power Dissipation	T _C =	T _C = 25 °C		3.1	w	
Maximum Power Dissipation (PCB Mount) e	T _A =	25 °C	P_D	2.0	VV	
Peak Diode Recovery dV/dt ^c	•		dV/dt	4.8	V/ns	
Operating Junction and Storage Temperature Range	ge			T _J , T _{stg} -55 to +150 °C		
Soldering Recommendations (Peak Temperature) d						

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 50 V, starting T_J = 25 °C, L = 128 mH, R_g = 25 Ω , I_{AS} = 0.79 A (see fig. 12).
- c. $I_{SD} \le 2.7$ A, $dI/dt \le 65$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).



Vishay Siliconix

THERMAL RESISTANCE RAT	INGS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	60	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	40	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	250	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.39	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zone Ooto Voltano Dusia Ormant		V _{DS} =	= 250 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 200 V	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 0.47 A ^b	-	-	2.0	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 0.47 A	0.50	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,		140	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$	-	42	-	рF
Reverse Transfer Capacitance	C _{rss}	f = 1.	f = 1.0 MHz, see fig. 5		9.6	-	1
Total Gate Charge	Qg			-	-	8.2	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 2.7 \text{ A}, V_{DS} = 200 \text{ V},$ see fig. 6 and 13 b	-	-	1.8	nC
Gate-Drain Charge	Q _{gd}		See lig. 0 and 15	-	-	4.5	
Turn-On Delay Time	t _{d(on)}			-	7.0	-	
Rise Time	t _r	V _{DD} =	: 125 V, I _D = 2.7 A,	-	7.6	-	
Turn-Off Delay Time	t _{d(off)}	$R_g = 24 \Omega$, $R_D = 45 \Omega$, see fig. 10 b		-	16	-	ns
Fall Time	t _f			-	7.0	-	
Internal Drain Inductance	L _D	Between lead		-	4.0	-	
Internal Source Inductance	L _S	6 mm (0.25") from package and center of die contact		-	nH		
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym	MOSFET symbol		-	0.79	
Pulsed Diode Forward Current ^a	I _{SM}	integral revers		-	-	6.3	А
Body Diode Voltage	V _{SD}	T _J = 25 °C,	$I_S = 0.79 \text{ A}, V_{GS} = 0 \text{ V}^{\text{ b}}$	-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T - 25 °C 1	- 0.7 A dl/dt - 100 A/v-a b	-	190	390	ns
Body Diode Reverse Recovery Charge	Q _{rr}] IJ=25 C, IF	= 2.7 A, dl/dt = 100 A/µs b	-	0.64	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	-on is dor	ninated b	y L _S and	L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig.14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91194.



Vishay Siliconix

SOT-223 (HIGH VOLTAGE)





DIM.	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
Α	1.55	1.80	0.061	0.071	
В	0.65	0.85	0.026	0.033	
B1	2.95	3.15	0.116	0.124	
С	0.25	0.35	0.010	0.014	
D	6.30	6.70	0.248	0.264	
E	3.30	3.70	0.130	0.146	
е	2.30	BSC	0.0905	BSC	
e1	4.60	BSC	0.181	BSC	
Н	6.71	7.29	0.264	0.287	
L	0.91	-	0.036	-	
L1	0.06	0.061 BSC		BSC	
θ	-	10'	-	10'	

ECN: S-82109-Rev. A, 15-Sep-08

DWG: 5969

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension do not include mold flash.
- 4. Outline conforms to JEDEC outline TO-261AA.

Document Number: 91363 www.vishay.com Revision: 15-Sep-08



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.